Minimizing Effect of Input Filter Capacitor in a Digital Boundary Conduction Mode Power Factor Corrector Based on Time-Domain Analysis

Cited 30 time in webofscience Cited 27 time in scopus
  • Hit : 535
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Jong-Wooko
dc.contributor.authorMoon, Gun-Wooko
dc.date.accessioned2016-06-07T01:48:11Z-
dc.date.available2016-06-07T01:48:11Z-
dc.date.created2016-01-19-
dc.date.created2016-01-19-
dc.date.issued2016-05-
dc.identifier.citationIEEE TRANSACTIONS ON POWER ELECTRONICS, v.31, no.5, pp.3827 - 3836-
dc.identifier.issn0885-8993-
dc.identifier.urihttp://hdl.handle.net/10203/207586-
dc.description.abstractConventional phase leading input current (PLIC) compensation techniques have focused on a continuous conduction mode (CCM) boost power factor corrector (PFC). In precedent studies, the causes of the PLIC have been investigated by analyzing the current control loop and the input impedance of a boost PFC. However, in a boundary conduction mode (BCM) boost PFC, the current flowing through the input filter capacitor becomes a main cause due to its large ripple current. Despite that, there has not been any effort to compensate the current in the input filter capacitor (IFC) in a BCM boost PFC. In this paper, a new digital control method is proposed to compensate PLIC in a BCM boost PFC, by minimizing the effect of the IFC. The proposed method uses only the derivative of the input voltage, without any additional component. Also, the proposed method improves the displacement factor, but does not affect the distortion factor, resulting in a high power quality in the entire input and output conditions. The derivation of the proposed method is presented based on time-domain analysis, and the effectiveness of the proposed method is experimentally verified with a 60-Hz, 90-230 V-rms input and 395-V/0.5-A output prototype.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectPHASE PFC CONVERTERS-
dc.subjectSWITCHING FREQUENCY-
dc.subjectCOMPENSATION-
dc.subjectDISTORTION-
dc.subjectIMPEDANCE-
dc.subjectLOSSES-
dc.titleMinimizing Effect of Input Filter Capacitor in a Digital Boundary Conduction Mode Power Factor Corrector Based on Time-Domain Analysis-
dc.typeArticle-
dc.identifier.wosid000367136300037-
dc.identifier.scopusid2-s2.0-84961909577-
dc.type.rimsART-
dc.citation.volume31-
dc.citation.issue5-
dc.citation.beginningpage3827-
dc.citation.endingpage3836-
dc.citation.publicationnameIEEE TRANSACTIONS ON POWER ELECTRONICS-
dc.identifier.doi10.1109/TPEL.2015.2449318-
dc.contributor.localauthorMoon, Gun-Woo-
dc.contributor.nonIdAuthorKim, Jong-Woo-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorBoundary conduction mode (BCM) boost power factor corrector (PFC)-
dc.subject.keywordAuthordigital control-
dc.subject.keywordAuthorphase leading input current (PLIC) compensation-
dc.subject.keywordPlusPHASE PFC CONVERTERS-
dc.subject.keywordPlusSWITCHING FREQUENCY-
dc.subject.keywordPlusCOMPENSATION-
dc.subject.keywordPlusDISTORTION-
dc.subject.keywordPlusIMPEDANCE-
dc.subject.keywordPlusLOSSES-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 30 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0