A low power cmos decision feedback equalizer for a serial link receiver직렬 전송 수신기를 위한 저전력 결정 궤환 이퀄라이저

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 727
  • Download : 0
As the channel length of the transistors scale down, the capabilities of digital computing of each chip are increased. Hence, the amount of data which should communicate from chip to chip is increased. There are two methods to communicate with large amount of data between chips. One is increasing a number of I/O drivers. However, the physical dimensions of chip restrict many I/O drivers. The other method is increasing the data rate per each pin. However, the bandwidth of the electrical channel is limited, so the channel loss can be problem with high data rate. To solve this problem, much effort has been made toward compensating severe channel loss in high speed chip-to-chip communications such as ASIC to ASIC systems. The effect of the channel loss is inter-symbol interference (ISI) which causes wrong sampled data, but this ISI problem can be handled at the receivers by using equalizers with active components. In the receivers, there are three types of equalizers which are widely used to remove ISI. One is continuous-time linear equalizer (CTLE) which is easy to implement but increases high frequency noise. Another is feed forward equalizer (FFE) which does not have feedback delay, but it also amplifies high frequency noise. The other is decision feedback equalizer (DFE) which does not increase noise. In respect of removing ISI as increasing the signal-to-noise ratio (SNR), DFE can be beneficial, but the power consumption of DFE is higher than other equalizer types. Thus, we should consider the trade-off between power consumption and SNR to compensate the ISI. A novel equalizers has been proposed to enhance the figure-of-merit (FOM) of the equalizers. In previous DFEs, many-tap DFEs or DFEs with other type equalizers are used to restore the data from the severe channel loss. However, these many-tap DFE cause increased power consumption and area. This paper proposes a low power 1-tap DFE using unfixed tap coecient as compensating high attenuation. By adopting...
Advisors
Kim, Lee-Supresearcher김이섭
Description
한국과학기술원 : 전기및전자공학과,
Publisher
한국과학기술원
Issue Date
2013
Identifier
586422/325007  / 020113133
Language
eng
Description

학위논문(석사) - 한국과학기술원 : 전기및전자공학과, 2013.2, [ viii, 43 p. ]

Keywords

DFE; 직렬 인터페이스; 면적; 파워; 보상; 아퀄라이저; CTLE; differential signaling; channel loss; ISI; equalizer; compensation; power; area; serial I/O interface; DFE; CTLE; 차등 신호; 감쇠; 간섭

URI
http://hdl.handle.net/10203/196642
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=586422&flag=dissertation
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0