Adaptive Wear-Leveling Algorithm for PRAM Main Memory with a DRAM Buffer

Cited 4 time in webofscience Cited 0 time in scopus
  • Hit : 303
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorPark, Sung Kyuko
dc.contributor.authorMaeng, Min Kyuko
dc.contributor.authorPark, Ki-Woongko
dc.contributor.authorPark, Kyu-Hoko
dc.date.accessioned2015-03-27T07:55:14Z-
dc.date.available2015-03-27T07:55:14Z-
dc.date.created2015-01-13-
dc.date.created2015-01-13-
dc.date.issued2014-11-
dc.identifier.citationACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, v.13, no.4-
dc.identifier.issn1539-9087-
dc.identifier.urihttp://hdl.handle.net/10203/194494-
dc.description.abstractPhase Change RAM (PRAM) is a candidate to replace DRAM main memory due to its low idle power consumption and high scalability. However, its latency and endurance have generated problems in fulfilling its main memory role. The latency can be treated with a DRAM buffer, but the endurance problem remains, with three critical points that need to be improved despite the use of, existing wear-leveling algorithms. First, existing DRAM buffering schemes do not consider write count distribution. Second, swapping and shifting operations are performed statically. Finally, swapping and shifting operations are loosely coupled with a DRAM buffer. As a remedy to these drawbacks, we propose an adaptive wear-leveling algorithm that consists of three novel schemes for PRAM main memory with a DRAM buffer. The PRAM-aware DRAM buffering scheme reduces the write count and prevents skewed writing by considering the write count and clean data based on the least recently used (LRU) scheme. The adaptive multiple swapping and shifting scheme makes the write count even with the dynamic operation timing, the number of swapping pages being based on the workload pattern. Our DRAM buffer-aware swapping and shifting scheme reduces overhead by curbing additional swapping and shifting operations, thus reducing unnecessary write operations. To evaluate the wear-leveling effect, we have implemented a PIN-based wear-leveling simulator. The evaluation confirms that the PRAM lifetime increases from 0.68 years with the previous wear-leveling algorithm to 5.32 years with the adaptive wear-leveling algorithm.-
dc.languageEnglish-
dc.publisherASSOC COMPUTING MACHINERY-
dc.subjectPHASE-CHANGE MEMORY-
dc.subjectMANAGEMENT-
dc.subjectENERGY-
dc.subjectSYSTEM-
dc.subjectTECHNOLOGY-
dc.subjectLIFETIME-
dc.titleAdaptive Wear-Leveling Algorithm for PRAM Main Memory with a DRAM Buffer-
dc.typeArticle-
dc.identifier.wosid000346219200015-
dc.identifier.scopusid2-s2.0-84908288850-
dc.type.rimsART-
dc.citation.volume13-
dc.citation.issue4-
dc.citation.publicationnameACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS-
dc.identifier.doi10.1145/2558427-
dc.contributor.localauthorPark, Kyu-Ho-
dc.contributor.nonIdAuthorMaeng, Min Kyu-
dc.contributor.nonIdAuthorPark, Ki-Woong-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorDesign-
dc.subject.keywordAuthorManagement-
dc.subject.keywordAuthorExperimentation-
dc.subject.keywordAuthorAdaptive wear-leveling-
dc.subject.keywordAuthorPRAM main memory-
dc.subject.keywordAuthorDRAM buffering-
dc.subject.keywordAuthorswapping and shifting-
dc.subject.keywordAuthorPIN-based simulator-
dc.subject.keywordPlusPHASE-CHANGE MEMORY-
dc.subject.keywordPlusMANAGEMENT-
dc.subject.keywordPlusENERGY-
dc.subject.keywordPlusSYSTEM-
dc.subject.keywordPlusTECHNOLOGY-
dc.subject.keywordPlusLIFETIME-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 4 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0